



Etching for Nano-devices

J. Foucher, X. Detter, E. Pargon, N. Posseme: Ph D students

G. Cunge, T. Chevolleau, L. Vallier, O. Joubert: CNRS-LTM




Plasma Etching: key technological step for IC miniaturisation

Plasmas are directly involved in miniaturisation through a controlled erosion of the mask or gate materials




The fabrication of very small structures using plasmas reveal new unexpected problems: CD control is the major challenge

Strong R&D effort for advanced process control (Most etching processes must be controlled in real time)

New dielectric materials (low k and high k) bring new interesting issues for plasma etching




Chemical topography analyses of small structures by XPS



Understanding the formation mechanisms of passivation layers which control the etch profile is fundamental to design robust etch processes



Analyses of the species present in the plasma





Diagnostics of the plasma gas phase used to evaluate:

- the concentrations of the active species involved in the process
- the role of chamber walls on process stability



Monitoring of chamber walls cleanliness





Optical emission: Impact of chamber walls cleanliness on process performance (reproducibility and control)

Mass spectrometry: impact of chemistry on ion flux composition and chamber walls stability

Chamber wall stability is a critical parameter directly impacting the design of plasma processes dedicated to the fabrication of nanostructures



Gate etch process



⇒ Direct correlation between passivation layer thickness and Critical Dimension of the structure



✓ Roadmap requirements



Making gate transistor always smaller than the resolution targeted for each technological node (65 nm node: gate dimension is only 45 nm)


✓ Potential gate etching strategies

1- « Notched gate » approach

2- Resist Trimming approach


Pre-etch structure

Final structure



Pre-etch structure


Final structure








Notched gate: engineering of the passivation layer

Hardmask (TEOS-HTO)



High potential of the technique to make very small gates but



- 1-Notch reproducibility
- 2-Notch uniformity





Positive charging on the gate oxide: notch control capability



Differential charging is generally considered as a problem in plasma etching: it can be used to design a controlled « notch » at bottom of the gate





Limitations of the technique: fragility of the gate oxide



REAL TIME PROCESS MONITORING BY ELLIPSOMETRY






Positive charging can be used to improve CD control by polysilicon foot elimination




Resist trimming: the manufacturing solution


Isolated line



Pre-etch structure



22s Trimming
+
Silicon
transfer using
HBr/Cl₂/O₂
chemistry



After Resist Stripping
and HF cleaning





CD Smaller than 20nm

Limit 15nm


Under this limit

Resist profile after trim

Resist profile after trim



Si gate profile after trim & transfer





Conclusion

Keeping under control the etching of very small structures requires:

- to keep the chamber walls clean using appropriate chemistries or cleaning sequences of the plasma chamber
- Investigate the layers formed on the sidewalls of any materials : they control the etch anisotropy and therefore the final dimension of the structure
- Use very sophisticated in situ and on line diagnostics to « visualize » the etching in real time
- investigating new hardwares and plasma chemistries is mandatory to move towards the limit of the top down approach